WHAT IS CLAIMED IS:

1

2

3

4

5

6

7

15

16

1. An apparatus for designing a memory for use in an embedded processing system comprising:

a simulation controller capable of simulating execution of a test program to be executed by said embedded processing system;

a memory access monitor capable of monitoring memory accesses to a simulated memory space during said simulated execution of said test program, wherein said memory access monitor is capable of generating memory usage statistical data associated with said monitored memory accesses; and

a memory optimization controller capable of comparing said memory usage statistical data and one or more predetermined design criteria associated with said embedded processing system and, in response to said comparison, determining at least one memory configuration capable of satisfying said one or more predetermined design criteria.

- least one memory configuration is determined from a predetermined set of memory types, said predetermined set of memory types comprising at least two of static random access memory (SRAM), dynamic random access memory (DRAM), read-only memory (ROM), flash RAM (FLASH), and electronically erasable programmable read-only memory (EEPROM).
 - 3. The apparatus as set forth in Claim 2 wherein said at least one memory configuration comprises a first memory type and a first memory size associated with said first memory type.
 - 4. The apparatus as set forth in Claim 3 wherein said at least one memory configuration further comprises a second memory type and a second memory size associated with said second memory type.

1

2

3

5

6

1

3

5

6

PATENT

5. The apparatus as set forth in Claim 1 wherein said simulation controller simulates execution of said test program N times and wherein said memory access monitor monitors said memory accesses during said N simulated executions of said test program and generates said memory usage statistical data based on said N simulated executions of said test program.

- 6. The apparatus as set forth in Claim 1 wherein said memory optimization controller is further capable of determining at least one figure of merit associated with said at least one memory configuration, wherein said at least one figure of merit indicates a degree to which said at least one memory configuration satisfies said one or more predetermined design criteria.
- 7. The apparatus as set forth in Claim 1 further comprising a code optimization controller capable of modifying said test program in response to said comparison of said memory usage statistical data and said one or more predetermined design criteria to thereby enable said embedded processing system to execute said test program according to said one or more predetermined design criteria.

1

2

3

4

5

6

7

8

2

3

4

5

6

PATENT

8. A method of designing an embedded processing system, the method comprising the steps of:

simulating execution of a test program to be executed by the embedded processing system;

monitoring memory accesses to a simulated memory space during the simulated execution of the test program;

generating memory usage statistical data associated with the monitored memory accesses;

comparing the memory usage statistical data and one or more predetermined design criteria associated with the embedded processing system; and

in response to the comparison, determining at least one memory configuration capable of satisfying the one or more predetermined design criteria.

9. The method as set forth in Claim 8 wherein the at least one memory configuration is determined from a predetermined set of memory types, the predetermined set of memory types comprising at least two of static random access memory (SRAM), dynamic random access memory (DRAM), read-only memory (ROM), flash RAM (FLASH), and electronically erasable programmable read-only memory (EEPROM).

3

1

2

3

One contact of the co

- 10. The method as set forth in Claim 9 wherein the at least one memory configuration comprises a first memory type and a first memory size associated with the first memory type.
- 11. The method as set forth in Claim 10 wherein the at least one memory configuration further comprises a second memory type and a second memory size associated with the second memory type.
- 12. The method as set forth in Claim 8 wherein the step of simulating execution of the test program comprises the sub-steps of simulating execution of the test program N times, wherein the step of monitoring the memory accesses comprises the sub-steps of monitoring the memory accesses during the N simulated executions of the test program, and wherein the step of generating the memory usage statistical data is based on the N simulated executions of the test program.

- 1 13. The method as set forth in Claim 8 further comprising the step of determining at least one figure of merit associated with the at least one memory configuration, wherein the at least one figure of merit indicates a degree to which the at least one memory configuration satisfies the one or more predetermined design criteria.
 - 14. The method as set forth in Claim 8 further comprising the step of modifying the test program in response to the comparison of the memory usage statistical data and the one or more predetermined design criteria to thereby enable the embedded processing system to execute the test program according to the one or more predetermined design criteria.

- 1 15. An embedded processing system designed according to the method as set forth in Claim 8.
- 1 16. An embedded processing system designed according to the method as set forth in Claim 9.
- 1 17. An embedded processing system designed according to the method as set forth in Claim 10.
 - 18. An embedded processing system designed according to the method as set forth in Claim 11.
 - 19. An embedded processing system designed according to the method as set forth in Claim 12.
 - 20. An embedded processing system designed according to the method as set forth in Claim 13.
- 1 21. An embedded processing system designed according to the 2 method as set forth in Claim 14.

1

2

4

5

6

16

22.	For	use	in .	a pi	rocessi	ng s	ystem,	, a	comput	er-reada	able
storage	mediu	.m co:	ntain	ing	comput	er-e	xecuta	able	instr	uctions	for
designir	ng a me	emory	for	use	in an	embe	dded p	roce	ssing	system,	the
computer	s-exect	ıtable	e ins	truc	tions o	compr	isina	the	steps	of:	

simulating execution of a test program to be executed by the embedded processing system;

monitoring memory accesses to a simulated memory space during the simulated execution of the test program;

generating memory usage statistical data associated with the monitored memory accesses;

comparing the memory usage statistical data and one or more predetermined design criteria associated with the embedded processing system; and

in response to the comparison, determining at least one memory configuration capable of satisfying the one or more predetermined design criteria.

1

2

3

4

5

6

7

The transfer of the transfer o

4

PATENT

- 23. The computer-readable storage medium as set forth in Claim 22 wherein the at least one memory configuration is determined from a predetermined set of memory types, the predetermined set of memory types comprising at least two of static random access memory (SRAM), dynamic random access memory (DRAM), read-only memory (ROM), flash RAM (FLASH), and electronically erasable programmable read-only memory (EEPROM).
- 24. The computer-readable storage medium as set forth in Claim 23 wherein the at least one memory configuration comprises a first memory type and a first memory size associated with the first memory type.
- 25. The computer-readable storage medium as set forth in Claim 24 wherein the at least one memory configuration further comprises a second memory type and a second memory size associated with the second memory type.

- 26. The computer-readable storage medium as set forth in Claim 22 wherein the step of simulating execution of the test program comprises the sub-steps of simulating execution of the test program N times, wherein the step of monitoring the memory accesses comprises the sub-steps of monitoring the memory accesses during the N simulated executions of the test program, and wherein the step of generating the memory usage statistical data is based on the N simulated executions of the test program.
- 27. The computer-readable storage medium as set forth in Claim 22 further comprising the step of determining at least one figure of merit associated with the at least one memory configuration, wherein the at least one figure of merit indicates a degree to which the at least one memory configuration satisfies the one or more predetermined design criteria.

1

2

3

4

28. The computer-readable storage medium as set forth in Claim 22 further comprising the step of modifying the test program in response to the comparison of the memory usage statistical data and the one or more predetermined design criteria to thereby enable the embedded processing system to execute the test program according to the one or more predetermined design criteria.